


# Exhibit 11

**Exhibit 2 – Cray T3D**


'156 Patent

Claim Limitation (Claim 7)	Exemplary Disclosure
<p>[156a] A device comprising:</p>	<p>Cray T3D discloses a device. <i>See, e.g.:</i></p> <p>“Cray Research is implementing a three-phase massively parallel processor (MPP) program. Our goal is to reach a sustained performance on real customer code of one trillion floating-point operations per second. This manual describes the basic architecture of the first-phase MPP system, the CRAY T3D system.</p> <p>The CRAY T3D system contains hundreds or thousands of microprocessors, each accompanied by a local memory. The system is designed to support different styles of MPP programming, such as data parallel, work-sharing, and message passing.</p> <p>The CRAY T3D system connects to a host computer system. The host system provides support for applications running on the CRAY T3D system. All applications written for the CRAY T3D system are compiled on the host system but run on the CRAY T3D system.</p> <p>The host system may be any Cray Research computer system that has an input/output subsystem model E (IOS-E). Host systems include the CRAY Y-MP E series computer systems, the CRAY Y-MP M90 series computer systems, and the CRAY C90 series computer systems.</p> <p>The host system may reside in the same cabinet as the CRAYT3D system. This configuration is called a single-cabinet configuration. The host system may also reside in a separate cabinet that is cabled to the CRAY T3D system cabinet. This configuration is called a multiple-cabinet configuration.” CRAY T3D System Architecture Overview at 1-1.</p>
<p>[156b] at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first</p>	<p>Cray T3D discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See, e.g.:</i></p> <p>“An MPP computer system contains hundreds or thousands of microprocessors, each</p>

**Exhibit 2 – Cray T3D**

<b>Claim Limitation (Claim 7)</b>	<b>Exemplary Disclosure</b>
<p>numerical value to produce a first output signal representing a second numerical value,</p>	<p>accompanied by a local memory. Each microprocessor and local memory component is called a processing element (PE). In the CRAY T3D system, each PE contains a microprocessor, local memory, and support circuitry (refer to Figure 1-2). There are two PEs per processing element node.” CRAY T3D System Architecture Overview at 1-3.</p> <div data-bbox="730 435 1236 654">  <p>The diagram shows a rounded rectangle labeled 'Processing Element'. To its right is a bulleted list of its components: Microprocessor, Local Memory, and Support Circuitry.</p> </div> <p>“The microprocessor is a reduced instruction set computer (RISC) 64-bit microprocessor developed by Digital Equipment Corporation. The microprocessor performs arithmetic and logical operations on 64-bit integer and 64-bit floating-point registers [operations include the Institute of Electrical and Electronic Engineers (IEEE) floating point arithmetic].” CRAY T3D System Architecture Overview at 1-3.</p> <p>“Each processing element node contains two PEs, a network interface, and a block transfer engine (refer to Figure 1-3). The following paragraphs briefly describe each of these components.</p>


## Exhibit 2 – Cray T3D

Claim Limitation (Claim 7)	Exemplary Disclosure
	 <p>The diagram illustrates a Processing Element Node, which is a large circle containing three main components: Processing Element 0, Processing Element 1, and a central Block Transfer Engine. A Network Interface is located at the bottom of the node. Processing Element 0 and Processing Element 1 are connected to the Block Transfer Engine via dashed lines, indicating control signals. The Block Transfer Engine is connected to the Network Interface via a dashed line, also indicating control signals. Solid lines with arrows represent data flow: Processing Element 0 and Processing Element 1 are connected to the Network Interface via solid lines with arrows, indicating data flow. The Network Interface is connected to the external network via a solid line with arrows, indicating data flow. A key in the bottom right corner defines the line types: a dashed line with arrows for Control and a solid line with arrows for Data. The diagram is labeled A-11452.</p> <p><b>Figure 1-3. Processing Element Node</b></p> <p>The two PEs in a processing element node are identical but function independently. Access to the block transfer engine and network interface is shared by the two PEs.</p> <p>The network interface formats information before it is sent over the interconnect network to another processing element node or I/O gateway. The network interface also receives incoming information from another processing element node or I/O gateway and steers the information to PE 0 or PE 1 in the processing element node.</p> <p>The block transfer engine (BLT) is an asynchronous direct memory access controller that redistributes system data. The BLT redistributes system data between the local memory in PE 0 or</p>

**Exhibit 2 – Cray T3D**

<b>Claim Limitation (Claim 7)</b>	<b>Exemplary Disclosure</b>
	<p>PE 1 and globally addressable system memory. The BLT can redistribute up to 65,536 64-bit words of data (or 65,536 4-word lines of data) without interruption from the PE.” CRAY T3D System Architecture Overview at 1-4 &amp; Fig. 1-3.</p> <p>“I/O gateways transfer system data and control information between the host system and the CRAY T3D system or between the CRAY T3D system and an input/output cluster (IOC). The I/O gateways connect to the interconnect network through network routers that have communication links in the X and Z dimensions only. [The I/O gateways do not have connections in the Y dimension because the Y dimension connectors on an I/O gateway circuit board were replaced with low-speed (LOSP) and high-speed (HISP) channel connectors.] An I/O gateway can transfer information to any PE in the interconnect network.</p>

## Exhibit 2 – Cray T3D

Claim Limitation (Claim 7)	Exemplary Disclosure
	 <p style="text-align: right;">A-11486</p> <p style="text-align: center;">Figure 1-5. I/O Gateway</p> <p>The PE in the input node is designed to interface with the HISP input circuitry. Because of this characteristic, the PE in the input node does not contain the circuitry to perform all of the operations that a PE in a processing element node performs. Instead, the circuitry is replaced with circuitry that interfaces with the HISP input circuitry. In addition, half of the local memory in the PE is replaced with HISP input circuitry that contains HISP channel buffers.</p> <p>The HISP input circuitry receives incoming system data from the host system over the HISP channel. After receiving the data, the HISP input circuitry, PE, and BLT in the input node transfer the data to PEs in the CRAY T3D system.</p>

**Exhibit 2 – Cray T3D**

<b>Claim Limitation (Claim 7)</b>	<b>Exemplary Disclosure</b>
	<p>Except for HISP output circuitry replacing the HISP input circuitry, the output node is identical to the input node. The HISP output circuitry transmits outgoing system data to the host system over the HISP channel.</p> <p>After the PE and BLT in the output node retrieve data from PEs in the CRAY T3D system, the HISP output circuitry transfers the data to the host system.</p> <p>The LOSP circuitry transfers request and response information over the LOSP channel that connects the host system and the CRAY T3D system. LOSP request and response information is used to control the transfer of system data over the HISP channel.</p> <p>There are two types of I/O gateways: a master I/O gateway and a slave I/O gateway. The two types of I/O gateway correspond to the two types of components connected by a HISP channel. The master I/O gateway is the master component of a HISP channel and sends the address information to the host system during a HISP transfer. The slave I/O gateway is the slave component of a HISP channel and receives the address information from the host system during a HISP transfer.” CRAY T3D System Architecture Overview at 1-6 through 1-5 &amp; Fig. 1-5.</p> <p>As it relates to the Court’s construction of LPHDR execution unit, Cray T3D included both addressable memory paired with the processing element(s) and control for the processing elements (to the extent that control is interpreted to include any signaling that affects the operation of the processing element). <i>See e.g.</i>, Cray T3D System Architecture Overview, at 3-10–3-17. For example, in the Cray-T3D, “[e]ach PE contains a microprocessor, local memory, and support circuitry.” <i>Id.</i> at 3-10. The “support circuitry extends the control and addressing functions of the microprocessor.” <i>Id.</i>, 3-17. Additionally, the microprocessor in each PE includes a “central control unit.” <i>Id.</i>, at 3-12.</p> <p>To the extent Singular contends that the Cray-T3D did not include addressable memory paired with the processing element(s) and control for the processing elements, processing elements that were paired with addressable memory and control for the processing elements (to the extent that control is interpreted to include any signaling that affects the operation of the processing element) were well-known in the art, as explained in Section IV.C.1.d of the Amended Responsive Contentions Regarding Non-Infringement and Invalidity. <i>See, e.g.</i>, ’273 patent, 3:49-56</p>

**Exhibit 2 – Cray T3D**


<b>Claim Limitation (Claim 7)</b>	<b>Exemplary Disclosure</b>
	(describing admitted prior art). To the extent Singular nonetheless contends that one of skill in the art would have needed a motivation to combine Cray with processing elements with paired addressable memory and/or processing elements with control, one of skill in the art would have been motivated to do so based on the teachings of any of Dockser, Belanović, Belanović and Leaser, Shirazi, Lienhart, the admitted prior art, Patterson & Hennessy, in Computer Organization & Design, The Hardware Software Interface (3d. Ed. 2005), and/or Hamada.
<p>[156c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input; and</p>	<p>Cray T3D discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. Specifically, the Cray T3D used number formats having an 11-bit exponent (from the IEEE double-precision floating-point format) but allowed the use of fewer precision bits by truncating the fraction down to 5-bits or more, which meets the claimed minimum error rate. <i>See, e.g.:</i></p> <p>“The microprocessor is a reduced instruction set computer (RISC) 64-bit microprocessor developed by Digital Equipment Corporation. The microprocessor performs arithmetic and logical operations on 64-bit integer and 64-bit floating-point registers [operations include the Institute of Electrical and Electronic Engineers (IEEE) floating point arithmetic].” CRAY T3D System Architecture Overview at 1-3.</p> <p>“The floating-point execution unit performs floating-point operations on 64-bit floating-point registers. The floating-point operations include IEEE arithmetic instructions, plus instructions for performing conversions between floating-point and integer quantities. There are 32 floating-point registers.” CRAY T3D System Architecture Overview at 3-13.</p> <p>“The -t <i>num</i> option specifies the number of bits to be truncated on floating-point operations. For <i>num</i>, enter an integer in the range of <math>0 \leq num \leq 47</math>. The default is 0.” CF90™ Commands and</p>




**Exhibit 2 – Cray T3D**

<b>Claim Limitation (Claim 7)</b>	<b>Exemplary Disclosure</b>
	<p>Directives Reference Manual at 54.</p> <p>To the extent that Singular contends that Cray T3D does not disclose this limitation, notwithstanding its disclosure of a floating point format with 11 exponent bits and fraction bits capable of truncation down to 5-bits or more, that format would have been obvious to one of skill in the art for the reasons explained in the Responsive Contentions Regarding Non-Infringement and Invalidity (“Responsive Contentions”). Among other things, the Responsive Contentions explain how those skilled in the art could use reduced-precision formats depending on application specific needs. Specifically, the Responsive Contentions explain that the reduced-precision formats disclosed in any of Dockser, Lee, Belanović, Belanović and Leaser, Sudha, Shirazi, Aty, Xilinx, and TMS320C32 would have motivated one of skill in the art to use the functionality of the CrayT3D system to reduce the precision of the inputs to between 5 and 9 fraction bits.</p> <p><i>See also</i> Appendix to Responsive Contentions (detailing error rates associated with different mantissa sizes).</p>
<p>[156d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit;</p>	<p>Cray T3D discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See, e.g.:</i></p> <p>“The CRAY T3D system connects to a host computer system. The host system provides support for applications running on the CRAY T3D system. All applications written for the CRAY T3D system are compiled on the host system but run on the CRAY T3D system.</p> <p>The host system may be any Cray Research computer system that has an input/output subsystem model E (IOS-E). Host systems include the CRAY Y-MP E series computer systems, the CRAY Y-MP M90 series computer systems, and the CRAY C90 series computer systems.</p> <p>The host system may reside in the same cabinet as the CRAYT3D system. This configuration is called a single-cabinet configuration. The host system may also reside in a separate cabinet that is cabled to the CRAY T3D system cabinet. This configuration is called a multiple-cabinet configuration.” CRAY T3D System Architecture Overview at 1-1.</p> <p><b>“Phase 1 Configuration</b></p>



**Exhibit 2 – Cray T3D**

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>Phase 1, which is provided with initial CRAY T3D systems, connects a master I/O gateway to the host system over the HISP channel. All configurations of the CRAY T3D system must have at least one phase 1 channel configuration (at least one master I/O gateway).</p> <p>The HISP and LOSP channels from the master I/O gateway connect to the circuitry on a CPU module or shared I/O module in the host system. Figure 4-5 shows the phase 1 channel configuration of a master I/O gateway.</p>  <p style="text-align: center;"><b>Figure 4-5. Phase 1 I/O Gateway Channel Configuration</b></p> <p>When the CRAY T3D system connects to the host system through a master I/O gateway, the CPU in the host system controls all input and output. For example, the CPU controls tape, network, and disk device input and output. Data passes through the CPU and to the master I/O gateway.” CRAY T3D System Architecture Overview at 4-5 &amp; Fig. 4-5.</p> <p><b>“Phase 2 Configuration</b></p> <p>Phase 2, which will be available in the first half of 1994, connects a slave I/O gateway to an IOC that is also connected to a CPU. Figure 4-6 shows the phase 2 channel configuration of a slave I/O gateway.</p>

## Exhibit 2 – Cray T3D

Claim Limitation (Claim 7)	Exemplary Disclosure
	 <p data-bbox="961 462 1654 492">Figure 4-6. Phase 2 Slave I/O Gateway Channel Configuration</p> <p data-bbox="699 545 1900 651">When the CRAY T3D system connects to the host system using the phase 2 channel configuration, the CPU in the host system controls all input and output. For example, the CPU controls tape, network, and disk device I/O.</p> <p data-bbox="699 691 1900 797">Although the CPU controls the input and output, a HISP data path connects the CRAY T3D system to the IOC. This provides a path for data to travel between the CRAY T3D system and disk devices without traveling through the circuitry on a CPU module.</p> <p data-bbox="699 837 1955 979">The phase 2 configuration uses the back-door HISP software support that is also used for the SSD solid state storage device model E (SSD-E). If the slave I/O gateway is connected to an IOC in this configuration, the SSD-E in the host system cannot be configured with back-door capability to the same IOC.” CRAY T3D System Architecture Overview at 4-6 &amp; Fig. 4-6.</p>
<p data-bbox="201 1024 674 1312"><b>[156e]</b> wherein the at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcode-based processor, a hardware sequencer, and a state machine;</p>	<p data-bbox="699 1024 1923 1166">Cray T3D discloses at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcode-based processor, a hardware sequencer, and a state machine. Specifically, Cray T3D discloses a “Host System” that included a CPU (or at least a state machine). <i>See, e.g.:</i></p> <p data-bbox="699 1206 1018 1235"><b>“Phase 1 Configuration</b></p> <p data-bbox="699 1279 1944 1385">Phase 1, which is provided with initial CRAY T3D systems, connects a master I/O gateway to the host system over the HISP channel. All configurations of the CRAY T3D system must have at least one phase 1 channel configuration (at least one master I/O gateway).</p>

**Exhibit 2 – Cray T3D**

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>The HISP and LOSP channels from the master I/O gateway connect to the circuitry on a CPU module or shared I/O module in the host system. Figure 4-5 shows the phase 1 channel configuration of a master I/O gateway.</p>  <p style="text-align: center;">Figure 4-5. Phase 1 I/O Gateway Channel Configuration</p> <p>When the CRAY T3D system connects to the host system through a master I/O gateway, the CPU in the host system controls all input and output. For example, the CPU controls tape, network, and disk device input and output. Data passes through the CPU and to the master I/O gateway.”  CRAY T3D System Architecture Overview at 4-5 &amp; Fig. 4-5.</p> <p><b>“Phase 2 Configuration</b></p> <p>Phase 2, which will be available in the first half of 1994, connects a slave I/O gateway to an IOC that is also connected to a CPU. Figure 4-6 shows the phase 2 channel configuration of a slave I/O gateway.</p>  <p style="text-align: center;">Figure 4-6. Phase 2 Slave I/O Gateway Channel Configuration</p>

**Exhibit 2 – Cray T3D**

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>When the CRAY T3D system connects to the host system using the phase 2 channel configuration, the CPU in the host system controls all input and output. For example, the CPU controls tape, network, and disk device I/O.</p> <p>Although the CPU controls the input and output, a HISP data path connects the CRAY T3D system to the IOC. This provides a path for data to travel between the CRAY T3D system and disk devices without traveling through the circuitry on a CPU module.</p> <p>The phase 2 configuration uses the back-door HISP software support that is also used for the SSD solid state storage device model E (SSD-E). If the slave I/O gateway is connected to an IOC in this configuration, the SSD-E in the host system cannot be configured with back-door capability to the same IOC.” CRAY T3D System Architecture Overview at 4-6 &amp; Fig. 4-6.</p>
<p>[156f] and, wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.</p>	<p>Cray T3D discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See, e.g.:</i></p> <p>“A CRAY T3D system contains 32; 64; 128; 256; 512; 1,024; or 2,048 PEs, depending on the system configuration (excluding the PEs in the I/O gateways). The PEs reside in processing element nodes.” CRAY T3D System Architecture Overview at 1-3.</p>

**Exhibit 2 – Cray T3D**

'273 Patent

Claim Limitation (Claim 53)	Exemplary Disclosure
[273a] A device:	Cray T3D discloses a device. <i>See</i> [156a].
[273b] comprising at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Cray T3D discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
[273c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input;	<p>Cray T3D discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].</p> <p>To the extent Singular contends that Cray T3D does not disclose this limitation, the limitation is obvious in light of Tong, Dockser, Lee, Belanović, Belanović and Leeser, Sudha, Shirazi, Aty, and TMS320C32. <i>See</i> [156c].</p>
[273d] wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.	Cray T3D discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See</i> [156f].

**Exhibit 2 – Cray T3D**

'961 Patent

Claim Limitation (Claim 4)	Exemplary Disclosure
<b>[961a]</b> A device comprising:	Cray T3D discloses a device. <i>See</i> [156a].
<b>[961b]</b> at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Cray T3D discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
<b>[961c]</b> wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input; and	Cray T3D discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].  To the extent Singular contends that Cray T3D does not disclose this limitation, the limitation is obvious in light of Tong, Dockser, Lee, Belanović, Belanović and Leeser, Sudha, Shirazi, Aty, and TMS320C32. <i>See</i> [156c].
<b>[961d]</b> at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit.	Cray T3D discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See</i> [156d].



**Exhibit 2 – Cray T3D**

<b>Claim Limitation (Claim 13)</b>	<b>Exemplary Disclosure</b>
<b>[961e]</b> A device comprising:	Cray T3D discloses a device. <i>See</i> [156a].
<b>[961f]</b> a plurality of components comprising:	Cray T3D discloses a plurality of components. <i>See</i> [156b] + [156d].
<b>[961g]</b> at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Cray T3D discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
<b>[961h]</b> wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input.	<p>Cray T3D discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].</p> <p>To the extent Singular contends that Cray T3D does not disclose this limitation, the limitation is obvious in light of Tong, Dockser, Lee, Belanović, Belanović and Leeser, Sudha, Shirazi, Aty, and TMS320C32. <i>See</i> [156c].</p>